High performance Architectures

Prof. (Dr.) K.R. Chowdhary, Director SETG Email: kr.chowdhary@jietjodhpur.com

Jodhpur Institute of Engineering and Technology, SETG

September 29, 2015

- Response time: time between start and completion of an event.
- Response time is also called execution time
- Manager of a large data center may be keen in throughput- the total amount of work done in a given time.
- Let M_x and M_y are machines, and say M_y takes time t_y and M_x takes time t_x for some job.
- Let $\frac{t_y}{t_x} = n$, then M_x is *n* times faster than M_y .
- Let Performance of these machines are p_X and p_y , then

$$n = \frac{t_y}{t_x} = \frac{\frac{1}{p_y}}{\frac{1}{p_x}}$$
$$= \frac{p_x}{p_y}$$

- There are various times: CPU time, user time, and system time.
- \$time command runs programs and summarize system resource usage
- For example: \$time gcc prog1.c produces output as:

```
$ time gcc prog1.c
real Om 0.445s
user Om 0.072s
sys Om 0.008s
```

- real: time by your watch, user: cpu time on account of user, sys: systems cpu time for IO, context switching, etc.
- System Performance refers to elapsed time on *unloaded system*, cpu performance refers to *user* cpu time on unloaded system
- We are interested on CPU performance.

- Dhrystone is a synthetic computing benchmark program developed in 1984 by Reinhold P. Weicker
- It was intended to be representative of system (integer) programming.
- The Dhrystone grew to become representative of general processor (CPU) performance.
- Dhrystone is result of research to determine instruction mix of typical numerical computation.
- There are five levels of programs for measuring performance:
 - Real applications: Real applications have input, output, and options. Applications are: word-processing, text editing, excel, photoshop, etc.
 - Scripted Applications: Scripts are used to simulate applications.
 - Kernels: Small key pieces are extracted and used as applications. Examples are "Livermore Loops", "Linpack."
 - Toy benchmarks: 10 to 100 lines of code. Examples: "Sieve of Eratosthenes", "Puzzle", "Quicksort".
 - Synthetic Benchmarks: Whetstone and Dhrystone are standard.

- One of the successful and standard benchmark is SPEC (Standard Performance Evaluation Corporation)
- www.spec.org
- Desktop benchmarks:
 - These are two types: 1. CPU intensive benchmarks, 2) graphic intensive benchmarks.
 - Other benchmarks are: transaction processing benchmarks, embedded benchmarks (in hardware)

Some Quantitative principles of Computer Design

- *Make the common case fast:* Favor the frequent over infrequent case. Improving the frequent case over infrequent will definitely improve the performance.
- Over-flow is rare. So in design give more importance to efficiently execute no over-flow.
- Amdahl's law: We define speed up. Say, p_e is performance of the entire task using performance enhancement where possible, and p_n is performance with no enhancement done, then, we can define the,

$$speedup = \frac{p_e}{p_n} \tag{1}$$

Let t_e is execution time with enhancements, and t_n is time with no enhancement, then

$$speedup = \frac{t_n}{t_e}$$
(2)

• Let job j_1 is 60 secs, and 20 secs of it can be enhanced, and rest cannot. So fraction enhanced is 20/60 = 0.33. But, speedup is always > 1.

Some Quantitative principles of Computer Design

- Ideally, enhanceable can execute in 0 (doing parallelism), so speedup is 60/40 = 1.5.
- *CPU Performance:* Let *P_c* is cpu clock cycles for the program *P*, and *T* is clock cycle time. The CPU time for program:

$$t_{cpu} = P_c \times T \tag{3}$$

or,

$$t_{cpu} = \frac{P_c}{f} \tag{4}$$

where *f* is clock frequency.

 If we know the total number of instructions in program P, say I_P, then we can find out "instructions per clock". Inverse of this is "clocks per instructions" (CPI):

$$CPI = \frac{P_c}{I_P} \tag{5}$$

• Alternatively.

$$t_{cpu} = I_P \times CPI \times T$$
$$= \frac{I_P \times CPI}{f}$$

• CPU Performance:

- Clock-cycle time (T) : depends on hardware technology and organization
- OPI: Organization and instruction set Architecture
- **(a)** Instruction count (I_P) : Instruction set architecture and compiler technology
- Some times it is useful to design CPU based on total cpu clock cycles (P_c) as:


$$P_C = \sum_{i=1}^n I_{P_i} \times CPI_i \tag{6}$$

where I_{P_i} represents the number of times the instruction I_{P_i} is executed in program P, and CPI_i is average number of clocks per Instruction i.

- One classification by M.J. Flynn considers the organization of a computer system by the number of *instructions* and *data* items that can be manipulated simultaneously.
- The sequence of instructions read from the memory constitute an *instruction stream*.
- The operation performed on data in the processor constitutes a *data stream*.
- Parallel processing may occur in instruction stream stream or data stream, or both.
- Single-instruction single-data streams (SISD): Instructions are executed sequentially.

- Single-instruction multiple-data streams (SIMD): All processors receive the same instruction from control unit, but operate in different sets of data.
- Multiple-instruction single-data streams (MISD): It is of theoretical interest only as no practical organization can be constructed using this organization.
- Multiple-instruction multiple-data streams (MIMD): Several programs can execute at the same time. Most multiprocessors come in this category.

Flynn's taxonomy of computer architecture(1966)



One of the parallel processing class that does not fit into this classification is *pipeline processing*.

Parallel Processing:

- Increasing speed by doing many things in parallel.
- Let P is a sequential processor processing the task T in sequential manner. If T is partitioned into n subtasks T_1, T_2, \ldots, T_n of appox. same size, then a processor P' (say) having n processors can be programmed so that all the subtasks of T can execute in parallel.
- Then P' executes *n* times faster than *P*.
- A failure of CPU is fatal to a sequential processor, but not in the case of parallel processor.
- Some of the applications of parallel computer (processors) are:
 - Expert system for AI
 - Fluid flow analysis,
 - Seismic data analysis
 - Long range weather forecasting,
 - Computer Assisted tomography
 - Nuclear reactor modeling,
 - Visual image processing
 - VLSI design
- The typical characteristic of parallel computing are: vast amount of computation, floating point arithmetic, vast number of operands.

Pipelining

• A typical example of parallel processing is a one-dimensional array of processors, where there are *n* identical processors $P_1 \dots P_n$ and each having its local memory. These processors communicate by message passing (send - receive).





Figure 3: Pipeline processing.

- There are total *n* operations going on in parallel.
- A pipe line constitutes a sequence of processing circuits, called segments or stages.
- *m* stage pipeline has same throughput as *m* separate units.



R_i: Buffer register C_i: Computing element

Figure 4:	Pipeline segments
-----------	-------------------

kr chowdhary Microprocessors	12/ 32
------------------------------	--------

- Instruction pipeline: Transfer of instructions through various stages of cpu, during instruction cycle: fetch, decode, execute. Thus, there can be three different instructions in different stages of execution: one getting fetched, previous of that is getting decoded, and previous to that is getting executed.
- **Q** Arithmetic pipeline: The data is computed through different stages.




Figure 5: Instruction and data pipeline examples.

• Consider an example to compute: $A_i * B_i + C_i$, for i = 1, 2, 3, 4, 5. Each segment has r registers, a multiplier, and an adder unit.




Figure 6: A segment comprising registers and computing elements.

$$R_1 \leftarrow A_i, R_2 \leftarrow B_i$$
; input A_i, B_i
 $R_3 \leftarrow R_1 * R_2, R_4 \leftarrow C$; multiply and i/ C
 $R_5 \leftarrow R_3 + R_4$; add C_i to product

Pipe-lining Example

Table 1:	Computation of	of expression	$A_i * B_i + C_i$ in spa	ace and time in 3-stage pipeline.
----------	----------------	---------------	--------------------------	-----------------------------------

Clock pulse	Segment 1	Segment 2	Segment 3
no.	R_1, R_2	R_3, R_4	R_5
1.	A_1, B_1	-, -	-
2.	A_2, B_2	$A_1 * B_1, C_1$	-
3.	A_3, B_3	$A_2 * B_2, C_2$	$A_1 * B_1 + C_1$
4.	A_4, B_4	$A_3 * B_3, C_3$	$A_2 * B_2 + C_2$
5.	A_5, B_5	$A_4 * B_4, C_4$	$A_3 * B_3 + C_3$
6.		$A_5 * B_5, C_5$	$A_4 * B_4 + C_4$
7.		-, -	$A_5 * B_5 + C_5$

 Any operator that can be decomposed into a sequence of sub-operations of about the same components can be implemented by pipeline processor.

- Consider that for a k-segment pipeline with clock cycle time $=t_p$ sec., with total n no. of tasks $(T_1, T_2, ..., T_n)$ are required to be executed.
- T_1 requires time equal to $k.t_p$ secs. Remaining n-1 tasks emerge from the pipeline at the rate of one task per clock cycle, and they will be completed in time of $(n-1)t_p$ sec, so total clock cycles required = k + (n-1).
- For k = 3 segment and n = 5 tasks it is 3 + (5 1) = 7, as clear from table 1.

• Consider an instruction pipeline unit (segment) that performs the same operation and takes time equal to t_u to complete each task. Total time for *n* tasks is *n*. t_u . The speedup for no. of segments as *k* and clock period as t_p is:

$$S(n) = \frac{n \cdot t_u}{(k + (n-1))t_p} \tag{7}$$

• For large number of tasks, n>>k-1, $k+n-1\approx n$, so,

$$S(n) = \frac{n.t_{\mu}}{n.t_{p}} \tag{8}$$

$$=\frac{t_u}{t_p} \tag{9}$$

- Instruction pipelining is similar to use of assembly line in manufacturing plant
- An instruction's execution is broken in to many steps, which indicates the scope for pipelining
- pipelining requires registers to store data between stages.

Parallel computation with serial section model:

- It is assumed that fraction f of a given task (computation) cannot be divided into concurrent subtasks. The remaining part (1−f) is assumed to be dividable. (for example, f may correspond to data i/p).
- The time required to execute the task on *n* processors is:

$$t_m = f \cdot t_s + (1 - f) \cdot \frac{t_s}{n}$$
(10)

• The speedup is therefore,

$$S(n) = \frac{t_s}{f \cdot t_s + (1 - f) \cdot \frac{t_s}{n}}$$
(11)
= $\frac{n}{1 + (n - 1) \cdot f}$ (12)

- So, S(n) is primarily determined by the code section, which cannot be divided.
- If task is completely serial (f = 1), then no speedup can be achieved even by parallel processors.
- For $n \to \infty$,

$$S(n) = \frac{1}{f} \tag{13}$$

which is maximum speedup.

- Improvement in performance (speed) of parallel algorithm over a sequential is limited not by no. of processors but by fraction of the algorithm (code) that cannot be parallelized. (Amdahl's law).
- Considering the communication overhead:

$$S(n) = \frac{t_s}{f_{.t_s} + (1 - f)(t_s/n) + t_c}$$
(14)

$$=\frac{n}{f.(n-1)+1+n(t_c/t_s)}$$
(15)

• For $n \to \infty$,

$$S(n) = \frac{n}{f(n-1) + 1 + n(t_c/t_s)}$$
(16)

$$=\frac{1}{f+(t_c/t_s)}\tag{17}$$

• Thus, S(n) depends on communication overhead t_c also.

Instruction Pipe-lining: typical stages of pipeline are:

- FI (fetch instruction)
- OI (decode Instruction)
- CO (calculate operands)
- FO (fetch operands)
- El (execute instruction)
- WO (write operands)

Instruction Pipe-lining

- Nine different instructions are to be executed
- The six stage pipeline can reduce the execution time for 9 instructions from 54 time units to 14 time units.

ume un	iits -	\rightarrow												
Instruc.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
ln1	FI	DI	CO	FO	EI	WO								
In2		FI	DI	CO	FO	EI	WO							
In3			FI	DI	CO	FO	EI	WO						
In4				FI	DI	CO	FO	EI	WO					
In5					FI	DI	CO	FO	EI	WO				
In6						FI	DI	CO	FO	EI	WO			
In7							FI	DI	CO	FO	EI	WO		
In8								FI	DI	CO	FO	EI	WO	
In9									FI	DI	CO	FO	EI	WO

time units \rightarrow

- The diagram assumes that each instruction goes through 6 stages of pipeline.
- But, for example, a load instruction does not need WO.
- It is also assumed that there is no memory conflicts, for example, FI, FO, WO in all require memory access (together).
- The value may be in cache, or FO/WO may be null.
- Six stages may not be of equal duration, conditional branch/interrupt instruction may invalidate several fetches
- After which stage it should check for conditional branch/interrupt?

Factors in Instruction Pipe-lining

- Overhead in each stage of pipeline for data movements buffer to buffer
- Amount of control logic needed to handle memory/register dependencies increases with size of pipeline
- It needs time for the buffers to operate

- Pipeline Hazard occur when pipeline or its portion stalls.
 - Resource hazard: Two or more instructions in pipeline require same resource (say ALU/reg.) (called structure hazard)
 - Data hazards: conflict in memory access
 - Control hazards: (called branch hazards) wrong decision in branch prediction

- In many computational applications, a problem can be formulated in terms of vectors and matrices. Processing these by a special computer is called vector processing.
- A vector is:

 $V = [V_1 V_2 V_3 \dots V_n]$. The index for V_i is represented as V[i]. A program for adding two vectors Aand B of length 100, to produce vector C is:

• Scalar Concept:

for(i=0; i < 100; i++)
c[i]=b[i]+a[i];</pre>

In machine language we write it as:

mvi i, 0
loop: read A[i]
 read B[i]
 store i = i +1
 cmp i, 100
 jnz loop

 Accesses the arrays A and B, and only counter needs to updated. The vector processing computer eliminates the need of fetching the instructions, and executing them. As they are fetched only once only, decoded once only, but executes them 100 times. This allows operations to be specified only as:

C(1:100) = A(1:100) + B(1:100)

 Vector instructions includes the initial address of operands, length of vectors, and operands to be performed, all in one composition instruction. The addition is done with a pipelines floating pointing point adder. It is possible to design vector processor to store all operands in registers in advance.

• It can be applied in matrix multiplication, for $[l \times m] \times [m \times n]$.

RISC v/s CISC

- CISC: (Complex instruction set computer)
 - Complex programs have motivated the complex and powerful HLL. This produced semantic gap between HLL and machine languages, and required more effort in compiler constructions.
 - The attempt to reduce the semantic gap/simplify compiler construction, motivated to make more powerful instruction sets. (CISC - Complex Instruction set computing)
 - CISC provide better support for HLLs

Lesser count of instructions in

program, thus small size, thus lesser memory, and faster access

- RISC: (Reduced instruction set computer)
 - Large number of Gen. purpose registers, use of compiler technology to optimize register usage
 - R-R operations (Adv.?)
 - Simple addressing modes
 - Limited and simple instruction set (one instruction per machine cycle)
 - Advantage of simple instructions?
 - Optimizing pipeline

Simulators for teaching learning Computer architectures

visualization is one tool to deal with the emerging complexity and the increasing rate of execution processing.




Figure 7: Simulator output.



Ein. A.2. Dislawhow tamelata for MOV instruction.

Figure 8: Dialog box template for MOV instruction.

- for an introductory-level computer science
- simple version of a microcomputer based on the Intel x86 microprocessor
- It provides the student with basic tools to edit, assemble, run, and debug small programs in a window-friendly environment.
- focuses on the visualization of the execution process of individual assembly instructions alone and within a program.

- RTLSim is a UNIX program that simulates the datapath of a simple nonpipelined MIPs-like processor.
- When running the simulator, the student (user) acts as the control unit for the data-path by selecting the control signals that will be active in each control step.
- two main components:
 - a visual representation of the data-path and
 - a control signals window.
- The datapath is made up of a 32-register register file, ALU, memory interface, and other registers to store values (including the program counter and current instruction register).
- Three internal buses are used to connect these components.
- It is possible to execute most MIPs instructions on the datapath.




Figure 9: RTLSim main window.

- \bullet consider the execution of the MIPs instruction "add \$3, \$4, \$5" (i.e. R3 = R4 + R5).
- Assuming instruction was fetched into the instruction register (IR), then the settings shown in the control signals window of Figure ?? will execute this instruction.
- Windows that show the contents of the memory and the register file may also be opened.

🔦 Ragie tore			<u> </u>
[\$0]-07:0000000	[\$1 -Czt]0000000	[82] -0x [00000000	\$2] - 0x [20000000]
[\$4]-0x0000000	[\$5]-Cz[D0000000	[S6]-0x0000000	\$7]-0x[10000000
1\$81=0.0000000	[\$9]=C×[00000000	[\$10'=0x0000000]	\$11]=0x[10000000
[\$12]-0x 0000000	[\$13]-Cz. 0000000	[8_4]-0x0000000	(\$15)-0x 0000000
\$16]=0x0000000	[\$17]=Cx[]]0000COO	[\$18]=0x0000000	[\$19]=0x[10000000
\$20]-0x0000000	[\$21 -Cx[])0000COO	[\$22]-0x0000000	(\$25)-0x [10000000
(\$24) -07: 00000000	[\$25]-Czt]0000000	[\$26] - 0x 00000000	[\$27]=0x[00000000
\$20]-0x0000000	[829]-C/D000000	[\$30]-0_0000000	[\$01]-0∧ <mark>[00000000</mark>
(PC)=0x a0010000	0000000 x0= 71	(TTP =0x0000000	

Figure 10: RTLSim Register Window.

- simulators have number of additional benefits in terms of (1) financial support; (2) obsolescence; (3) access, and (4) research.
- modern processors are optimized for performance and not simplicity;
- simulation is increasingly being used as a tool to support the teaching of computer architecture; and
- when simulators are combined with visualizations, they become an even more effective teaching tool.